System Speci cation and Veri cation Using High Level Concepts
نویسنده
چکیده
This paper describes a sample modelling and veri cation session using SDL and SPIN modelchecker via the PEP tool. We will focus on the tight integration of all involved tools allowing the user to stay within his known environment of SDL speci cation. Thus the user need not know about the underlying Petri net or the Promela language even while formulating the properties to be checked.
منابع مشابه
Transformations in High-level Synthesis: Formal Speciication and Eecient Mechanical Veriication
Dependency graphs are used to model data and control ow in hardware and software design. In high-level synthesis of hardware, optimization and re nement transformations are used to transform dependency-graph-based speci cations at the behavior level to dependency-graph-based implementations at the register-transfer level. Registertransfer-level implementations are mapped to gate-level hardware ...
متن کاملDesign Compiler SYNOPSYS VANTAGE VHDL
We present a solution to the veri cation problem of high-level synthesis. The high-level synthesis system CALLAS takes as input an algorithmic speci cation, in VHDL, and produces as output an EDIF netlist. Both, the speci cation and the generated netlist can be interpreted as nite state machine descriptions. Then, in this context, the veri cation problem is reduced to proving the behavioral equ...
متن کاملTransformations on Dependency Graphs :
Dependency graphs are used to model data and control ow in hardware and software design. In a transformational design approach, optimization and re nement transformations are used to transform dependency-graph-based speci cations at higher abstraction levels to those at lower abstraction levels. In this dissertation, we investigate the formal speci cation and mechanical veri cation of transform...
متن کاملSequential - System Factorization
The success of high-level synthesis methods in reducing design time and formal veri cation methods in reducing design errors in digital VLSI circuits have opened the way to system-level synthesis and veri cation. Derivation is a form of formal veri cation that deals with correct-by-construction reasoning. A set of equivalence preserving transformations are used to derive an implementation from ...
متن کاملOf What Use is a Veri ed Compiler Speci cation ?
Program veri cation is normally performed on source code. However, it is the object code which is executed and so which ultimately must be correct. The compiler used to produce the object code must not introduce bugs. The majority of the compiler correctness literature is concerned with the veri cation of compiler speci cations rather than executable implementations. We discuss di erent ways th...
متن کامل